. In addition, they can also serve as drug or gene delivery matrix because of their good bio-compatibility [11] [12] . Porous silicon is typically synthesized by applying a voltage bias to a silicon substrate immersed in an aqueous or ethanoic hydrofluoric acid (HF) solution. Surface and charge instabilities at the solid-solution interface are thought to nucleate pore formation,
and accelerated etching of silicon at the pore tips propagates the voids into the substrate. The resulting pore networks and remaining silicon scaffold form the structure of porous silicon [ 13, 14 ]. The synthetic method described in this study, on the other hand, relies on an electroless metal deposition process to provide the current flux necessary for porous silicon formation. Electroless metal deposition and subsequent sacrificial etching of the surrounding silicon lattice has been previously observed [ 15 ] and exploited to controllably etch arrays of silicon nanowires [ 16 ] . We have now found that it is possible to etch arrays of singlecrystalline mesoporous silicon nanowires without the application of an external voltage.
Silicon wafer pieces (Boron-doped, of various resistivities) were cleaned by sonication first in acetone and then isopropyl alcohol. Immediately before immersion in the etching solution, the substrates were also soaked in diluted Not all types of silicon wafers produced nanowires with identical texturing. As previously observed [ 17 ] , the surface roughness of the nanowires increased -as gauged by transmission electron microscopy (TEM) -with decreasing resistivity of the original wafer. At the extreme, silicon p-type wafers with a resistivity less than 5 mΩ·cm produced porous nanowires. The progression of surface roughness and the evolution of porous structures with decreasing wafer resistivity can be seen in the TEM micrographs in Figure 1 and Figure S1 3 (Supporting Information), corresponding to wafer resistivities of 10,000, 10, and < 5 mΩ·cm, respectively.
As grown, the arrays of porous nanowires appear similar to those etched from more resistive wafers. The nanowires were vertically oriented, as seen in figure   1a , and selected area electron diffraction (SAED) patterns obtained from them by TEM showed they were single crystalline, as seen in the typical pattern in figure   1b (inset). The diffraction spots in the SAED pattern are smeared into small arcs.
This stretching of the diffraction intensity about the intensity peaks is probably a result of significant strain present within the crystal: the thin regions of crystalline silicon contort slightly due to tension at the interface with the native oxide. The single-crystalline nature of the nanowires is further indicated by the silicon lattice which can be clearly seen in the high resolution TEM (phase contrast) images of the surface and interior of a porous silicon nanowire in figure   1d and e, respectively. Though difficult to directly observe by TEM, since the observed image is a two-dimensional projection of the nanowire, figure 1d and e show several pores around which the silicon lattice is continuous. The diameter of the pores appears to be approximately 10 nm, and the remaining silicon scaffolding is as thin as several nanometers at points. The TEM micrograph in Figure 1c shows a nanowire that has been immersed in diluted HF for two minutes to remove the native oxide. The resulting square structure and faceting of the pores indicates that the pore etching occurs along specific crystallographic directions. In addition, X-ray diffraction data collected on these porous silicon nanowires exhibited characteristic diffraction peak broadening as a result of nanoscale crystalline silicon domains (Supporting information, Figure S2 ).
Though electroless synthesis of porous silicon has not been previously observed, it likely proceeds by a similar electrochemical mechanism to conventional porous silicon. The main difference between this and previous porous silicon syntheses is that the current flux used here to induce porosity is provided by continuous Ag + reduction from solution rather than an applied bias through electrical contacts. As previously described [ 15, 16, 18 The observed increase in surface roughness and porosity with decreasing resistivity can be a result of one or both of the following factors. Firstly, lower resistivity wafers have higher dopant atom concentrations. In some models of the mechanism for porous silicon formation, crystal defects and impurities at the silicon surface are thought to serve as nucleation sites for pore formation [ 14 ] . As a result, higher dopant concentrations may create a larger thermodynamic driving force for pore formation, or at least increase the rate of etching and The shape of the adsorption isotherm in figure 2a of the porous nanowires is a clear example of a type IV isotherm characteristic of mesoporous materials. The step-like plateau indicating capillary condensation occurs at P/P 0 ~ 0.8. The persistent hysteresis over a wide P/P 0 range below the condensation step probably results from the relatively large average pore diameter and condensation between nanowires in bundles, which are prevalent in the as-grown nanowire arrays [ 22, 24 ]. The high surface area, mesoporous structure, and large pore volume indicate that these silicon nanowires will be an interesting porous semiconductor system for further study and application.
Given the thin diameter of the crystalline silicon scaffold remaining after electroless etching, one would expect this material to photoluminesce much like the nanocrystalline nodes of porous silicon [ 3, 14 ] . Indeed, under irradiation with 442 nm light from a HeCd laser, the mesoporous silicon nanowires emit visible light. To verify that the light originated from the mesoporous nanowires they were scratched from the growth substrate and transferred to a polished, clean silicon wafer. As shown in figure 3a , the emission spectrum is broadapproximately 140 nm full width at half maximum -and centered at 680 nm. 
